Enterprise Edge Router with SONiC and VPP on Marvell OCTEON 10, 2x100Gbps Throughput with 2M Routes

SKU: RT3616-4P4S

Price range: $7,897.00 through $10,807.00 VAT excl.

  • Turnkey edge router with AsterNOS-VPP pre-installed on each of two independent CN103 DPUs (SONiC control plane + VPP data plane)
  • Two independent 100 Gbps forwarding domains in a single 1U box, each with its own routing table, VRF, BGP sessions, and firewall policy
  • 2 x 8-core ARM64 Neoverse N2 CPUs @ 2.5GHz (Marvell OCTEON 10 CN103, one per DPU)
  • 2 x 2 x 100GE QSFP28, 2 x 2 x 10GE SFP+, optional 2 x 2 x 2.5GE RJ45
  • 2 x 16GB pluggable DDR5 SO-DIMM, expandable up to 2 x 48GB
  • True inline crypto engine per DPU with 2 x 80Gbps encryption/decryption capacity
  • 2 x 100Gbps routing, 2 x 100Gbps firewall, 2 x 80Gbps IPsec — independent per DPU
  • Optional M.2 NVMe SSD up to 4TB, PTP/SyncE (20ns, BC support), 5G/LTE (Global) per DPU
  • <200W power consumption with full configuration and workload

    Ready to deploy

    AsterNOS-VPP pre-installed: SONiC control plane + VPP data plane, no integration needed.

    2x100 Gbps routing

    Line-rate L3 routing with up to 2M RIB entries and full BGP/MP-BGP tables.

    Secure by default

    IPsec & WireGuard VPN, NAT/CGNAT/MAP-T, and an N-tuple ACL firewall built in.

    Automate & observe

    ZTP, gNMI, and REST API, plus NetFlow/IPFIX, Prometheus, and SNMP telemetry.

    The RT3616 is a turnkey enterprise edge router

    built around two independent Marvell OCTEON 10 CN103 DPUs, each pre-installed with its own instance of Asterfusion's AsterNOS-VPP network operating system. Where the ET3608-based RT3608 runs one AsterNOS-VPP instance on one DPU, the RT3616 runs two — each with its own routing table, VRF structure, BGP sessions, IPsec tunnels, and firewall policy, and no shared state between them. This gives two distinct routers in a single 1U box rather than a high-availability pair, delivering 2 x 100 Gbps of hardware-accelerated L3 forwarding, 2 x 80 Gbps of stateful firewall, and 2 x 80 Gbps of inline IPsec, all under 200 W. It targets ISPs, carriers, and data center edge deployments that exceed the capacity of a single-DPU router.

    On the data plane

    each AsterNOS-VPP instance carries a full, independently configured routing table with its own BGP policy, route maps, prefix filters, and VRF structure — one DPU can peer with upstream ISPs while the other terminates a customer-facing fabric, with no convergence event on one instance affecting the other's forwarding. Each DPU's inline crypto engine also runs independently: a combined 160 Gbps IPsec workload can be split across the two engines, or one DPU can be dedicated to encrypted tunnel termination while the other handles clear-text routing, with hardware-enforced separation between the two traffic planes.

    On the hardware side, the RT3616 provides 2 x 2 x 100GE QSFP28 and 2 x 2 x 10GE SFP+ interfaces (two ports of each type per DPU), 2 x 16GB DDR5 memory expandable to 2 x 48GB, and dual M.2 NVMe slots. Optional modules add PTP/SyncE timing accurate to 20ns with boundary clock support and over 8 hours of holdover, plus 5G/LTE connectivity per DPU. Full configuration and workload draw under 200W, with 2+1 hot-swappable fan modules and 1+1 hot-swappable power modules for continuous operation. AsterNOS-VPP is perpetually licensed per DPU with a yearly major-version upgrade subscription.

    Feature Highlights

    • - Dual independent DPUs — two Marvell OCTEON 10 CN103 processors, each running its own AsterNOS-VPP instance with separate routing table, VRF, BGP sessions, and firewall policy.
    • 2 x 100 Gbps L3 routing — independently configured BGP policy, route maps, prefix filters, and VRF structure per DPU; no shared convergence state.
    • 2 x 100 Gbps hardware firewall — stateful inspection and ACLs enforced per DPU in the VPP packet pipeline, with zone-based policy and SPI (Commercial Plus).
    • 2 x 80 Gbps inline IPsec — dedicated crypto engine per DPU; workload can be split across both engines or isolated to one DPU with hardware-enforced traffic-plane separation.
    • High-density interfaces — 2 x 2 x 100GE QSFP28, 2 x 2 x 10GE SFP+, 2 x 16GB DDR5 (expandable to 2 x 48GB), dual M.2 NVMe.
    • Low-power, high-availability design — under 200W at full configuration and workload, with 2+1 hot-swappable fans and 1+1 hot-swappable power modules.
    Computing
    DPU2 x Marvell CN103CacheL2 8MB, L3 16MB
    Memory2 x 16GB DDR5, up to 2 x 48GB SSD2 x M.2 NVME 256G
    AI accelerator (Option)
    Compute performanceup to 160 TOPS up to 100 TFLOPS @bFP16Memory24GB LPDDR5/LPDDR5X Memory bandwidth: 153.6GB/b
    Network interface
    10GE (SFP+)2 x 2100GE(QSFP28)2 x 2
    5G/LTE (Option)2 x 2 SIM cards, M.2 B key
    Network performance
    L3 Switching capacity2 x 200GbpsFirewall capacity2 x 100Gbps
    Routing capacity2 x 100GbpsEncryption and Decryption capacity2 x 80Gbps
    PTP/SyncE accuracy20nsPTP/SyncE holdover time> 8hours
     Misc interface 
    USB2 x USB 3.0Console2 x Console RJ45
    MGMT2 x MGMT GE RJ45
    Electrical characteristics
    Fan Module2+1 Hot-swappablePower Module1+1 Hot-swappable
    Maximum power consumption200W (FULL configuration and workload)Input voltage100~240VAC
    Mechanical
    Operating temperature0 – 45℃Dimensions (H x W x D mm)44 x440 x 470
    Relative humidity5% - 95% (non-condensing)Height1U

    Loading…

    Loading…

    Loading…

    Memory

    2x16GB, 2x32GB, 2x48GB

    Role

    Router

    Silicon

    OCTEON 10 CN103

    Speed

    100G

    Throughput

    200Gbps

    SSD Module

    0T

    5G/LTE Module

    None, Included

    AI Module

    None, Included

    Software

    2 x Pro CN103

    VPP

    User-space framework that forwards packets in cache-friendly vectors (batches) on commodity CPUs; used to build software routers and dataplanes.

    Read full definition →
    SONiC

    SONiC decouples the network operating system from switch hardware. Built on Linux with a containerized architecture, it programs switching ASICs through SAI (the Switch Abstraction Interface), so the…

    Read full definition →